EI0463 HDL Laboratory Course

Lecturer (assistant)
TypePractical course
Duration4 SWS
TermWintersemester 2020/21
Language of instructionGerman

Dates

Admission information

See TUMonline
Note: The number of participants is not limited in winter semesters! The lab experiments will be carried out via Internet on computers at LIS. Parts of the exercises can also be done on a private computer. Nevertheless, registration via TUM Online is required. Registration is possible from 15th September to 31th October 2020.

Objectives

After participation the student will know the basic concepts of hardware modelling using a hardware description language (here VHDL). He/she will have the ability to write VHDL models, simulate them, synthesize gate netlists and carry out the static timing analysis. Alltogether, the participants will acquire the basic skills to generate synthesizable hardware models.

Description

Subject of this lab course is the design of digital ICs using the hardware description language VHDL. The lab covers both modeling and simulation of digital circuits as well as their synthesis into gate level netlists. The main aspects to be conveyed are: - Composition of VHDL models (Entity, Architecture, Package) - Concurrency of hardware and its representation in VHDL - Structural and behavioral modeling - Processes as interface between parallel and sequential modeling - Time modeling in VHDL (event queue, delta cycles) - Synchronous design - Synthesizeability of models

Prerequisites

Boolean Logic, Basics of digital circuit design The following modules should have been completed successfully: - Algorithmen und Datenstrukturen - Schaltungstechnik 1

Teaching and learning methods

At the beginning of the course the theoretical background of VHDL is conveyed in a lecture that is provided as a set of videos. In addition, online Q&A sessions are offered to clarify individual questions of the participants. The lab exercises are done independently by each student based on a manual with the description of the different experiments. There is no given schedule, the exercises can be done with arbitrary timing. In addition, support to carry out the exercises will be given at specific tutor hours, which are carried out as online sessions.

Examination

The grading is adjusted to the different topics to be conveyed and is done through three exercises that have to be submitted during the semester: Acquired knowledge will be tested in a written, unsupervised online exercise of 40 minutes duration. The ability to apply the acquired knowledge to individually solve problems will be checked via two deliverables from the experiments of the lab. The final grade is made up from the sum of points earned in the aforementioned exercises.

Recommended literature

- Z. Navabi, "VHDL - Analysis and Modeling of Digital Systems", McGraw-Hill - P. Ashenden, "The designer´s Guide to VHDL", Morgan Kaufmann - J. Reichardt, B. Schwarz, "VHDL-Synthese", Oldenbourg

Links